Reading privileged memory with a side-channel
|
|
We have discovered that CPU data cache timing can be abused to efficiently leak information out of mis-speculated execution, leading to (at worst) arbitrary virtual memory read vulnerabilities across local security boundaries in various contexts. Variants of this issue are known to affect many modern processors, including certain processors by Intel, AMD and ARM.
|
|
Full Story |
This topic does not have any threads posted yet!
You cannot post until you login.
